ְλ¹Ø¼ü×Ö ¹¤×÷µØµã
¹¤×÷Ãû³Æ ¹«Ë¾Ãû³Æ У԰ÕÐÆ¸

ÕÐÆ¸ FPGAÉè¼Æ¹¤³Ìʦ ¹¤×÷ְλÁбí

Ïà¹ØÖ°Î»

Ó²¼þÑз¢¹¤³Ìʦ£¨FPGAÉè¼Æ¡¢·ÂÕæ¡¢ÑéÖ¤£©


FPGAÉè¼Æ¹¤³Ìʦ


FPGAÉè¼Æ¹¤³Ìʦ


¸ß¼¶FPGAÉè¼Æ¹¤³Ìʦ


FPGA / ASIC Design Engineer£¨FPGA / ASICÉè¼Æ¹¤³Ìʦ£©


FPGA/DSPÓ²¼þÉè¼Æ¹¤³Ìʦ


Senior FPGA IP Design Engineer ¸ß¼¶IPÉè¼Æ¹¤³Ìʦ


FPGA¿ª·¢¹¤³Ìʦ(¼¯³Éµç·Éè¼Æ)


FPGA IP Design Engineer IPÉè¼Æ¹¤³Ìʦ


FPGAÉè¼Æ¹¤³Ìʦ


  ÖÐÐËͨѶ¹É·ÝÓÐÏÞ¹«Ë¾

[´Ë¹«Ë¾ËùÓÐְλ]

FPGAÉè¼Æ¹¤³Ìʦ

[²é¿´¸ü¶àÀàËÆÖ°Î»]
¹¤×÷µØµã
¡¡Î÷°²
·¢²¼ÈÕÆÚ
¡¡2008-05-14
¹¤×÷ÄêÏÞ
3Äê¾­Ñé
нˮ·¶Î§
ÃæÒé
ѧÀúÒªÇó
±¾¿Æ ¡¡
ְλÃèÊö
ְλÀà±ð£º ¼ÆËã»úÈí¡¢Ó²¼þ/»¥ÁªÍø/IT ¹¤×÷µØµã£º Î÷°² ·¢²¼ÈÕÆÚ£º 2008-05-13 ¹¤×÷¾­Ñ飺 3-5Äê ×îµÍѧÀú£º ±¾¿Æ ¹ÜÀí¾­Ñ飺 ·ñ ¹¤×÷ÐÔÖÊ£º ȫְ ÕÐÆ¸ÈËÊý£º Èô¸É ְλÃèÊö/ÒªÇó£º ¹¤×÷Ö°Ô𣺠¸ù¾Ý²úÆ·ÐèÇóÒÔ¼°ÏµÍ³·½°¸£¬´ÓÊÂFPGAÉè¼ÆºÍµ÷ÊÔ¹¤×÷£» ¸ºÔðÏà¹ØÒµÎñ¹¦ÄܵÄϵͳ²âÊÔ¡£ ¸ÚλҪÇó£º ¼ÆËã»ú¡¢Í¨ÐÅ¡¢µç×ÓÀàרҵ£¬¾ß±¸±¾¿Æ±ÏÒµÐèÖÁÉÙ3Äꡢ˶ʿ±ÏÒµÐèÒªÖÁÉÙ1ÄêµÄ¹¤×÷¾­Ñé¡£ Ó¢Óï4¼¶»òÕß6¼¶¡£ FPGAÉè¼Æ¾­Ñé·á¸»£¬¾«Í¨Verilog»òVHDLÓïÑÔ£¬ÓÐFPGAÂß¼­ÏîÄ¿¿ª·¢»ò²âÊÔ¾­Ñ飬ÓÐÓ²¼þ¿ª·¢»ù´¡¡£ ÁªÏµ·½Ê½£º ÁªÏµÓÊÏä: wei.zhaobinxa@zte.com .
ԭְλµØÖ·£ºµã»÷½øÈëÔ­µØÖ·

 
Copyright©2005-2007, °æÈ¨ËùÓÐ WWW.JOBMET.COM
ICPÖ¤£º¾©ICP±¸06019556ºÅ