ְλ¹Ø¼ü×Ö ¹¤×÷µØµã
¹¤×÷Ãû³Æ ¹«Ë¾Ãû³Æ У԰ÕÐÆ¸

ÕÐÆ¸ FPGA¸ß¼¶¹¤³Ìʦ ¹¤×÷ְλÁбí

Ïà¹ØÖ°Î»

Senior FPGA IP Design Engineer ¸ß¼¶IPÉè¼Æ¹¤³Ìʦ


¸ß¼¶FPGA¹¤³Ìʦ


¸ß¼¶FPGAÉè¼Æ¹¤³Ìʦ


¸ß¼¶FPGAÉè¼Æ¹¤³Ìʦ(¹¤×÷µØµã£º±±¾©)


¸ß¼¶ FPGA¹¤³Ìʦ


¸ß¼¶ FPGA¿ª·¢¹¤³Ìʦ


ÎÞÏßϵͳFPGA¸ß¼¶¹¤³Ìʦ Senior Wireless FPGA Engineer


¸ß¼¶Ó²¼þ¿ª·¢¹¤³Ìʦ£¨¿É±à³ÌÂß¼­¿ª·¢£© Hardware Engineer £¨FPGA Design£©


¸ß¼¶FPGA¿ª·¢¹¤³Ìʦ


FPGA¸ß¼¶¹¤³Ìʦ


  ±±¾©Õ×ά¿Æ¼¼¹É·ÝÓÐÏÞ¹«Ë¾

[´Ë¹«Ë¾ËùÓÐְλ]

FPGA¸ß¼¶¹¤³Ìʦ

[²é¿´¸ü¶àÀàËÆÖ°Î»]
¹¤×÷µØµã
¡¡±±¾©
·¢²¼ÈÕÆÚ
¡¡2008-05-02
¹¤×÷ÄêÏÞ
3Äê¾­Ñé
нˮ·¶Î§
ÃæÒé
ѧÀúÒªÇó
±¾¿Æ ¡¡
ְλÃèÊö
ְλÀà±ð£º ͨÐż¼Êõ ¼ÆËã»úÈí¡¢Ó²¼þ/»¥ÁªÍø/IT ¹¤×÷µØµã£º ±±¾© ·¢²¼ÈÕÆÚ£º 2008-04-29 ¹¤×÷¾­Ñ飺 3-5Äê ×îµÍѧÀú£º ±¾¿Æ ¹ÜÀí¾­Ñ飺 ·ñ ¹¤×÷ÐÔÖÊ£º ȫְ ÕÐÆ¸ÈËÊý£º Èô¸É ְλÃèÊö/ÒªÇó£º Ö°Ôð : 1 ¡¢´ÓÊÂͨÐÅÁìÓò FPGA ϵͳÉè¼Æ£» 2 ¡¢±àдÐèÇó·ÖÎöÎĵµ£¬¸ÅÒªÉè¼Æ / ÏêϸÉè¼ÆÎĵµºÍÏàÓ¦µÄ¼¼ÊõÎĵµ£» 3 ¡¢±àд²úÆ·Ó²¼þ´úÂë²¢µ÷ÊÔ£» 4 ¡¢ ·ÂÕæ¡¢ÑéÖ¤Éè¼ÆÄ£¿é ¡£ ְλҪÇó£º 1 ¡¢ 2-3 Äê FPGA ϵͳÉè¼Æ¾­Ñ飻 2 ¡¢¾«Í¨ FPGA Æ÷¼þÉè¼ÆÓ¦Óã¬ÊìÁ·Ó¦Óà modelsim µÈ×ۺϷÂÕæ¹¤¾ß£» 3 ¡¢ÊìÁ·Ê¹Óà VHDL/Verilog ½øÐÐ FPGA ´úÂë±àд£» 4 ¡¢Óгɹ¦µÄ²úÆ·¿ª·¢¾­Ñ飻 5 ¡¢¾ßÓÐ PDH/SDH ²úÆ·¾­ÑéÕßÓÅÏÈ¡£ ÁªÏµ·½Ê½£º .
ԭְλµØÖ·£ºµã»÷½øÈëÔ­µØÖ·

 
Copyright©2005-2007, °æÈ¨ËùÓÐ WWW.JOBMET.COM
ICPÖ¤£º¾©ICP±¸06019556ºÅ