|
|
IP/DSP²úÆ·¹¤³Ìʦ | [²é¿´¸ü¶àÀàËÆÖ°Î»] |
|
¹¤×÷µØµã |
¡¡±±¾© |
·¢²¼ÈÕÆÚ |
¡¡2008-04-28 |
¹¤×÷ÄêÏÞ |
1Äê¾Ñé |
|
нˮ·¶Î§ |
ÃæÒé | ѧÀúÒªÇó | ±¾¿Æ |
¡¡ |
|
|
|
| ְλÃèÊö |
ְλÀà±ð£º ¼ÆËã»úÈí¡¢Ó²¼þ/»¥ÁªÍø/IT ¹¤×÷µØµã£º ±±¾© ·¢²¼ÈÕÆÚ£º 2008-03-31 ¹¤×÷¾Ñ飺 1-3Äê ×îµÍѧÀú£º ±¾¿Æ ¹ÜÀí¾Ñ飺 ·ñ ¹¤×÷ÐÔÖÊ£º ȫְ ÕÐÆ¸ÈËÊý£º Èô¸É ְλÔÂн£º 1000-50000Ôª/Ô ְλÃèÊö/ÒªÇó£º Ö°Ô𣺸ºÔðо»ÛͬÓûùÓÚÏȽø DSP ¼¼ÊõµÄϵÁÐ IP ºË¼°¿ª·¢»·¾³µÈ²úÆ·µÄ¼¼ÊõÖ§³Ö£»°ïÖúºÍÖ¸µ¼¿Í»§ÀûÓà DSP ¿ª·¢»·¾³ºÍ¹¤¾ßÉè¼ÆSOCоƬ²úÆ·£¬ÒÔ¼°ÌṩÏà¹ØÉè¼Æ×Éѯ¡£ ÒªÇó£º £¨ 1 £©µç×Ó»ò¼ÆËã»úÏà¹Ø×¨Òµ±¾¿ÆÒÔÉÏѧÀú£»Á½ÄêÒÔÉÏÏà¹Ø¹¤×÷£» £¨ 2 £©Á˽â IC Éè¼ÆÁ÷³Ì£¬ÕÆÎÕ Verilog HDL µÄʹÓã» £¨ 3 £©¾ßÓÐÁ¼ºÃµÄ±í´ïÄÜÁ¦ºÍ¹µÍ¨ÄÜÁ¦£» £¨ 4 £©ÓнÏÇ¿µÄѧϰÄÜÁ¦¡¢Àí½âÄÜÁ¦ºÍÍŶÓÐ×÷¾«Éñ£» £¨ 5 £©Á¼ºÃµÄÓ¢ÓïÄÜÁ¦£¬Äܹ»ÔĶÁºÍÊéдӢÎļ¼ÊõÎĵµ£» £¨ 6 £©ÊìϤ DSP Ó¦ÓÃºÍ CPU ƽ̨ӦÓü¼Êõ£¬¾ßÓÐ DSP ÁìÓòµÄ¿ª·¢¾ÑéÕßÓÅÏÈ£» £¨ 7 £©ÊìϤ Java ±à³Ì /C ÓïÑÔ±à³ÌÕßÓÅÏÈ£» £¨ 8 £©¾ßÓÐIC/DSP²úÆ·¼¼ÊõÖ§³Ö¾ÑéÕßÓÅÏÈ£» £¨ 9 £©ÊìϤ SoC Éè¼ÆÁ÷³ÌºÍ RTL Éè¼ÆÕßÓÅÏÈ£» £¨10£©ÊìϤ³£¼ûDSP²úÆ·ÕßÓÅÏÈ ÁªÏµ·½Ê½£º .
|
|
| ÔְλµØÖ·£ºµã»÷½øÈëÔµØÖ· |
|
|
|