Ê×Ò³
|
怬
|
×¢²á
|
Ö°°É
|
ÎÒµÄÖ°Âö
|
ÐÐÒµÕÐÆ¸
ְλ¹Ø¼ü×Ö
¹¤×÷µØµã
¹¤×÷Ãû³Æ
¹«Ë¾Ãû³Æ
У԰ÕÐÆ¸
ÕÐÆ¸ Ó²¼þÑз¢¹¤³Ìʦ£¨FPGAÉè¼Æ¡¢·ÂÕæ¡¢ÑéÖ¤£© ¹¤×÷ְλÁбí
Ïà¹ØÖ°Î»
±±¾©ÍÜÊÓͨÐż¼ÊõÓÐÏÞÔðÈι«Ë¾
[
´Ë¹«Ë¾ËùÓÐְλ
]
Ó²¼þÑз¢¹¤³Ìʦ£¨FPGAÉè¼Æ¡¢·ÂÕæ¡¢ÑéÖ¤£©
[
²é¿´¸ü¶àÀàËÆÖ°Î»]
¹¤×÷µØµã
¡¡±±¾©
·¢²¼ÈÕÆÚ
¡¡2008-06-27
¹¤×÷ÄêÏÞ
1Äê¾Ñé
нˮ·¶Î§
ÃæÒé
ѧÀúÒªÇó
±¾¿Æ
¡¡
ְλÃèÊö
ְλÀà±ð£º ¼ÆËã»úÈí¡¢Ó²¼þ/»¥ÁªÍø/IT ¹¤×÷µØµã£º ±±¾© ·¢²¼ÈÕÆÚ£º 2007-12-04 ¹¤×÷¾Ñ飺 1-3Äê ×îµÍѧÀú£º ±¾¿Æ ְλÔÂн£º ÃæÒé ¹¤×÷ÐÔÖÊ£º ȫְ ÕÐÆ¸ÈËÊý£º Èô¸É ¹ÜÀí¾Ñ飺 ·ñ ְλÃèÊö/ÒªÇó£º Ö°Î»ÃèÊö£º ´ÓÊÂͨÐÅÁìÓòFPGAϵͳÉè¼Æ£» ·ÂÕæ¡¢ÑéÖ¤Éè¼ÆÄ£¿é¡£ ÈÎÖ°ÒªÇó£º 2-3ÄêFPGAϵͳÉè¼Æ¾Ñ飻 ¾«Í¨ Xilinx/Altera/Lattice FPGA Æ÷¼þÉè¼ÆÓ¦Óã¬ÊìÁ·Ó¦ÓÃmodelsim µÈ×ۺϷÂÕæ¹¤¾ß£¬ÊìÁ·Ê¹ÓÃVHDL/Verilog½øÐÐFPGA´úÂë±àд¡£ ±¾¿ÆÒÔÉÏѧÀú£¬ÊìÁ·ÔĶÁÓ¢ÎÄ×ÊÁÏ£» ˼·¿ªÀ«£¬ÓÂÓÚ×êÑÐ ÁªÏµ·½Ê½£º ±±¾©ÍÜÊÓͨÐż¼ÊõÓÐÏÞÔðÈι«Ë¾ ´«Õ棺£¨010£©88850116 µØÖ·£º±±¾©Êк£µíÇøãÉׯ·3ºÅ Ç廪¿Æ¼¼Ô°ÓñȪ»Û¹È5ºÅÂ¥ E-mail£º hr@vorx.com.cn Çë×¢Ã÷ÄúËùÒªÉêÇëµÄְλÃû³Æ¡£ Çë×¢Ã÷ÄúµÄ»§¿ÚËùÔڵء£ ÇëÄúÔÚӦƸ²ÄÁÏÉϱêÃ÷£¬´ËְλµÄÐÅÏ¢À´Ô´ÓÚzhaopin.com. .
ÔְλµØÖ·£º
µã»÷½øÈëÔµØÖ·
´Ë¹«Ë¾ËùÓÐְλ
ÊÕ²ØÖ°Î»
ËÄÜÍÆ¼ö
¹ØÓÚÎÒÃÇ
©®
Ö°ÂöÐÂÎÅ
©®
ÁªÃ˺Ï×÷
©®
ÁªÏµÎÒÃÇ
©®
ÓÑÇéÁ´½Ó
©®
Òþ˽Ìõ¿î
Copyright©2005-2007, °æÈ¨ËùÓÐ WWW.JOBMET.COM
ICPÖ¤£º¾©ICP±¸06019556ºÅ