|
|
ASIC algorithm engineer加急 | [查看更多类似职位] |
|
工作地点 |
深圳 |
发布日期 |
2008-04-23 |
工作年限 |
1年经验 |
|
薪水范围 |
面议 | 学历要求 | 硕士 |
|
|
|
|
| 职位描述 |
职位描述/要求： Job Description: 1.developing, evaluating, and testing state-of-the-art mobile communication system architecture. 2.exploring the trade-offs between performance and hardware complexity in search of optimal design. 3.involving in various stages of product design cycle: from C-model development, floating-point conversion,working with digital designers to validate hardware implementation. 4.supporting silicon testing, evaluation and characterization. Requirements: 1.MS+ in EE on wireless communication system/DSP hardware; 2.proficiency in one of follows: channel coding/decoding, channel estimation, timing/frequency synchronization, filtering, AFC, AGC; 3.fluent on C/C++, matlab. 4.Knowledge in RTL(Verilog/VHDL) a plus. .
|
|
| 原职位地址：点击进入原地址 |
|
|
|
